| References: [1] Blahut, R.E. (2010). Fast Algorithms for Signal Processing. Cambridge University Press: Cambridge.
[2] Ahmed, N. & Rao, K.R. (1975). Orthogonal Transforms for Digital Signal Processing. Springer-Verlag.
[3] Chitode, J.S. (2007) Information coding techniques. Technical Publications.
[4] Sweeney, P. (2002). Error Control Coding: From Theory to Practice. Wiley: Chichester.
[5] Thornton, M.A., Drechsler, R. & Miller, D.M. (2001). Spectral Techniques in VLSI CAD. Springer: Berlin.
[6] Karpovsky, M.G., Stankoviæ, R.S. & Astola, J.T. (2008). Spectral Logic and Its Applications for the Design of Digital Devices. Wiley: Chichester.
[7] Sasao, T. & Fujita, M. (1996). Representations of Discrete Functions. Kluwer Academic Publishers: Boston.
[8] Tan, E.C. & Yang, H. (2000) Optimization of fixed-polarity reed- Muller circuits using dual-polarity property. Circuits Systems and Signal Processing, 19, 535–548.
[9] Falkowski, B.J. & Chang, C.-H. (2000) Generalised k-variable-mixedpolarity Reed-Muller Expansions for System of Boolean Functions and their Minimization. IEE Proceedings – Circuits, Devices and Systems, 147, 201–210.
[10] Falkowski, B.J., Rahardja, S. & Lozano, C.C. (2004) Efficient calculation of fixed polarity Reed-Muller expansions over GF(5) using extended dual polarity property. Proceedings of the of the 47th Midwest Symposium on Circuits and Systems, Vol. 2, pp. 221–224.
[11] Jankoviæ, D., Stankoviæ, R.S. & Moraga, C. (2009) Optimization of polynomial expressions by using the extended dual polarity. IEEE Transactions on Computers, 58, 1710–1725.
[12] Dueck, G.W., Maslov, D., Butler, J.T., Shmerko, V.P. & Yanushkevich, S.N. (2001) A method to find the best mixed polarity Reed-Muller expression using transeunt triangle. Proceedings of the of the 5th Int. Reed-Muller Workshop. Starkville, MA, USA, pp. 82–92.
[13] Faraj, K. (2005). Combinational Logic Synthesis Based on the Dual Form of Reed-Muller Representation [PhD Thesis]. Edinburgh Napier University.
[14] Faraj, K. & Almaini, A.E.A. (2008) Optimal polarity for dual reed- Muller expressions. Proceedings of the of the 7th WSEAS international conference on Microelectronics. Journal of Nanoelectronics and Optoelectronics. Istanbul, Turkey, pp. 45–52.
[15] Wu, W., Wang, P., Zhang, X. & Wang, L. (2008) Search for the best polarity of fixed polarity Reed Muller expression base on QGA. Proceedings of the of 11th IEEE international conference on Communication Technology, pp. 343–346.
[16] Butler, J.T., Dueck, G.W., Yanushkevich, S.N. & Shmerko, V.P. (2009) On the use of transeunt triangles to synthesize fixedpolarity Reed-Muller expansions of symmetric functions. Proceedings of the of the Reed-Muller Workshop. Naha, Okinawa, Japan, pp. 119–126.
[17] Drechsler, R., Theobald, M. & Becker, B. (1996) Fast OFDD-based minimization of fixed polarity Reed-Muller expressions. IEEE Transactions on Computers, 45, 1294–1299.
[18] Drechsler, R. & Becker, B. (1997) Sympathy: Fast exact minimization of fixed polarity Reed-Muller expressions for symmetric functions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16, 1–50.
[19] Butler, J.T., Dueck, G.W., Shmerko, V.P. & Yanuskevich, S. (2000) Comments on ‘sympathy: fast exact minimization of fixed polarity Reed-Muller expansion for symmetric functions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (trans. IEEE), 19, 1386–1388.
[20] Falkowski, B.J. & Yan, S. (2004) Walsh-Hadamard optimization of fixed polarity Reed-Muller transform. IEICE Electronics Express, 1, 39–45.
[21] Karniadakis, G.E. & Kirby, R.M. (2003). Parallel Scientific Computing in C++ and MPI: A Seamless Approach to Parallel Algorithms and Their Implementation. Cambridge University Press: Cambridge.
[22] Aamodt, T. (2009) Architecting graphics processors for non-graphics compute acceleration. Proceedings of the of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 963–968.
[23] Brunelli, C., Airoldi, R. & Nurmi, J. (2010) Implementation and benchmarking of FFT algorithms on multicore platforms international Symposium on System on Chip (SoC), Vol. 62, p.59.
[24] Zhou, Y., Zhang, J. & Fan, D. (’09) Software and hardware cooperate for 1-D FFT algorithm optimization on multicore processors Ninth IEEE international conference on Computer and Information Technology, CIT, Vol. 1, p. 91, 2009, p. 86.
[25] Hughes, C. & Hughes, T. (2011). Professional Multicore Programming: Design and Implementation for C++ Developers. Wiley - Interscience: Chichester.
[26] Gropp, W., Lusk, E. & Skjellum, A. (1999). Using MPI: Portable Parallel Programming with the Message-Passing Interface. MIT Press: Cambridge, USA.
[27] Microsoft Corporation (2008) Windows HPC server 2008 R2 technical library. Microsoft Website. technet.microsoft.com/srlatnrs/ hpc/. retrieved April 2013. |
Author Rights 
