| References: [1] Abs Int AngewandteInformatik GmbH. (n.d.). aiT Worst-Case Execution Time Analyzer. Retrieved from http://www.absint.com/ait/.
[2] Sebastian Altmeyer, Björn Lisper, Claire Maiza, Jan Reineke, and Christine Rochange. (2015). WCET and Mixed-Criticality: What does Confidence in WCET Estimations Depend Upon? In Francisco J. Cazorla (Ed.), 15th International Workshop on Worst-Case Execution Time Analysis (WCET 2015) (Vol. 47, pp. 65–74). Dagstuhl, Germany: Schloss Dagstuhl–Leibniz-Zentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2015.65.
[3] ARAMiS.Retrieved from http://www.projekt-aramis.de/.
[4] ARAMiS II. Retrieved from https://www.aramis2.org/.
[5] ARM Ltd. (2011). CoreSightTM Program Flow TraceTM PFTv1.0 and PFTv1.1 Architecture Specification. ARM IHI 0035B.
[6] Philip Axer., Rolf Ernst., Heiko Falk., Alain Girault., Daniel Grund., Nan Guan., Bengt Jonsson., Peter Marwedel., Jan Reineke., Christine Rochange., Maurice Sebastian., Reinhard von Hanxleden., Reinhard Wilhelm, and Wang Yi. (2014). Building timing predictable embedded systems. ACM Transactions on Embedded Computing Systems, 13(4), 82:1–82:37. doi:10.1145/ 2560033.
[7] Thomas Ballenthin., Boris Dreyer., Christian Hochberger., and Simon Wegener. (2017). Hardware Support for Histogram-based Performance Analysis of Embedded Systems. In 20th IEEE International Symposium On Real-time Computing (ISORC 2017). IEEE. (accepted).
[8] Christoph Cullmann., Christian Ferdinand., Gernot Gebhard., Daniel Grund., Claire Maiza (Burguière), Jan Reineke, Benoît Triquet, Simon Wegener, and Reinhard Wilhelm. (2010). Predictability Considerations in the Design of Multi-Core Embedded Systems. Ingenieurs de l’Automobile, 807, 26–42.
[9] Boris Dreyer., Christian Hochberger., Alexander Lange., Simon Wegener., and Alexander Weiss. (2016). Continuous Non-Intrusive Hybrid WCET Estimation Using Waypoint Graphs. In Martin Schoeberl (Ed.), 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016) (Vol. 55, pp. 4:1–4:11). Dagstuhl, Germany: Schloss Dagstuhl–Leibniz-Zentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2016.4.
[10] Gabriel Fernandez., Jaume Abella., Eduardo Quiñones., Christine Rochange., Tullio Vardanega., and Francisco J. Cazorla. (2014). Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art. In Heiko Falk (Ed.), 14th International Workshop on Worst-Case Execution Time Analysis (Vol. 39, pp. 31–42). Dagstuhl, Germany: Schloss Dagstuhl –Leibniz-Zentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2014.31.
[11] Freescale Semiconductor, Inc. (2008). QorIQ™ P4080 Communications Processor Product Brief, Rev. 1. Retrieved from http://cache.freescale.com/files/32bit/doc/prod_brief/P4080PB.pdf.
[12] Andreas Gustavsson, Jan Gustafsson, and Björn Lisper. (2012). Toward Static Timing Analysis of Parallel Software. In Tullio Vardanega (Ed.), 12th International Workshop on Worst-Case Execution Time Analysis (Vol. 23, pp. 38–47). Dagstuhl, Germany: Schloss Dagstuhl –Leibniz-Zentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2012.38. Global Embedded Processor Debug Interface.
[15] Infineon Technologies AG. (2014). AURIX™ TC27x D-Step 32-Bit Single-Chip Microcontroller User’s Manual V2.2 2014-12.
[16] Timon Kelter, Tim Harde, Peter Marwedel, and Heiko Falk. (2013). Evaluation of resource arbitration methods for multi-core real-time systems. In Claire Maiza (Ed.), 13th International Workshop on Worst-Case Execution Time Analysis (Vol. 30, pp. 1–10). Dagstuhl, Germany: Schloss Dagstuhl–Leibniz-Zentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2013.1.
[17] Leonidas Kosmidis, Davide Compagnin, David Morales, Enrico Mezzetti, Eduardo Quinones, Jaume Abella, Tullio Vardanega, and Francisco J. Cazorla. (2016). Measurement-Based Timing Analysis of the AURIX Caches. In Martin Schoeberl (Ed.), 16th International Workshop on WorstCase Execution Time Analysis (Vol. 55, pp. 1–11). Dagstuhl, Germany: Schloss Dagstuhl–LeibnizZentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2016.9.
[18] Jan Nowotsch and Michael Paulitsch. (2012). Leveraging multi-core computing architectures in avionics. In Cristian Constantinescu and Miguel P. Correia (Eds.), 2012 Ninth European Dependable Computing Conference (pp. 132–143). IEEE Computer Society. doi:10.1109/EDCC.2012.27.
[19] Jan Nowotsch., Michael Paulitsch., Daniel Buhler., Henrik Theiling., Simon Wegener., and Michael Schmidt. (2014). Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In 26th Euromicro Conference on Real-Time Systems, ECRTS 2014 (pp. 109–118). IEEE Computer Society. doi:10.1109/ECRTS.2014.20.
[20] Dumitru Potop-Butucaru and Isabelle Puaut. (2013). Integrated Worst-Case Execution Time Estimation of Multicore Applications. In Claire Maiza (Ed.), 13th International Workshop on WorstCase Execution Time Analysis (Vol. 30, pp. 21–31). Dagstuhl, Germany: Schloss Dagstuhl–LeibnizZentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2013.21.
[21] Martin Schoeberl., David Vh Chong., Wolfgang Puffitsch., and Jens Sparsø. (2014). A TimePredictable Memory Network-on-Chip. In Heiko Falk (Ed.), 14th International Workshop on WorstCase Execution Time Analysis (Vol. 39, pp. 53–62). Dagstuhl, Germany: Schloss Dagstuhl–LeibnizZentrum fuerInformatik. doi:10.4230/OASIcs.WCET.2014.53.
[22] Andreas Schranzhofer., Jian-Jia Chen., and Lothar Thiele. (2009). Timing predictability on multiprocessor systems with shared resources. In Workshop on Reconciliating Predictability and Efficiency at EMSOFT 2009.
[23] Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter Puschner, Jan Staschulat, and Per Stenström. (2008). The worst-case execution-time problem — overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 7(3), 36:1–36:53. doi:10.1145/1347375.1347389.
[24] Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. (2009). Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on CAD of Integrated Circuits and Systems, 28(7), 966– 978. doi:10.1109/TCAD.2009.2013287. |
