| Title | A method of reduction of the microinstructions of synchronous digital systems |
| Publication Type | Journal Article |
| Year of Publication | 2007 |
| Authors | Al-Dahleh, MZ, Shehabat, IM |
| Journal | Journal of Digital Information Management |
| Volume | 5 |
| Issue | 6 |
| Pagination | 368 - 371 |
| Date Published | 2007 |
| Keywords | Combined addressing, Digital systems, Microinstruction (MI), Synchronized systems, Throughput |
| Abstract | In this paper, the author presents a method to synthesize the Algorithm State Machines (ASM) for synchronous digital systems using Combined Addressing. In This proposed method, the microinstructions are divided into subsets, and thus the Numbers of microinstructions are apparently minimized and the throughput time of the automation is reduced. |
| URL | http://www.scopus.com/inward/record.url?eid=2-s2.0-49149085311&partnerID=40&md5=a0a2d18223b85486d770b84463bf0d39 |
Collaborative Partner
Institute of Electronic and Information Technology (IEIT)
